



# Managing Temperature Difference Between Critical Components

**IMAPS**

Thermal Management

Los Gatos, California - USA

November 5-7, 2013



# Agenda




- Introduction
- Short History
- Proposed solutions
- Design rules
- Example

- High performance electronic systems, using parallel circuits or components, require a precise management of parasite capacitors and resistances
- To reach these objectives the components require working at the same temperature
- The constraints between identical components are usually:
  - 0.5 °C difference, expected
  - 1.5 / 2 °C max difference, usually feasible


- The standard solution is to have a parallel cooling which means providing the same amount of cooling fluid at the same temperature to each identical component.
  - This solution requires a high flow rate which, in high density system, will be difficult to be pushed inside the system
  - Often preheating due to the complexity of the design might imbalance the temperatures
- Often Engineers prefer to have the components in serial in the cooling scheme. We will therefore observe temperature increases that we can reduce by increasing the flow rate

- Parallel Cooling



- $Q_p$  is going to be 10 g/s for an increase  $T_p$  of  $5^{\circ}\text{C}$  : Q total is 30 g/s of air

- Serial Cooling




- $Q_s$  is going to be 70 g/s of air for an increase  $T_s$  of  $1.5^{\circ}\text{C}$  before the last chip




# Short History




- Some advanced solutions are using phase change cooling because the phase change temperature is going to be even over all chips
  - The most common solution is the heat pipe



Higher pressure drop



Temperature differences created  
by the heat exchanger




Temperature differences created  
by the heat pipe shape

Pictures from Atherm – Schneider/Mersen - Aavid

- We can satisfy the expectation of Engineers to have a low flow rate, a serial cooling, reduced temperature differences, an optimized pressure drop and low cost by:

## Management of the Rth within the same heat sink




- The only constrain is the proximity of the chips which is often the case to minimize unbalances created by the layout



# Proposed Solutions


- We propose to design only one heat sink:
  - It is a standard solution if the heat sink is an LCP
  - When using air cooling we may design multiple heat sinks with different thermal resistance however:
    - The risk of assembly mistake is high and will be critical for the system
    - The last heat sink will have a higher pressure drop related to the higher fin density requested for reducing the  $R_{th}$ , in this case the air will not go thru the heat sink
- Solutions will look like:

Air Cooling



Liquid Cooling Plate

Low  $R_{th}$



High  $R_{th}$

# Design Process & Rules

- Validate the feasibility of the low  $R_{th}$  heat sink area @ max power ( $P_{Max}$  [W or J/S]):
  - Use heat sink data from suppliers:  $R_{th_{min}}$  [ $^{\circ}\text{C}/\text{W}$ ] (@  $Q_{data}$  [kg/s])
- Define input temperature for the last chip (N components):
  - $T_{air\ N\ in} [^{\circ}\text{C}] = T_{case} - (R_{th_N} \times P_{Max})$
- Define the minimum mass flow @ max power ( $P_{Max}$ ):
  - $Q_{min} = P_{Max} / (H_c \times ((T_{air\ N\ in} - T_{air\ 1\ in}) / (N-1)))$ 
    - $H_c$  is the Heat capacitance of the cooling fluid [J/kg  $^{\circ}\text{C}$ ]
- Check  $Q_{min} > Q_{data}$  if not review  $R_{th_{min}}$  for a higher  $Q_{data}$

# Design Process & Rules

- Define Rth heat sink 1 to N-1:

- $R_{thN} = (T_{case} - T_{air\ N\ in}) / P_{Max}$

Because the  $\Delta_T$  out vs. in is about the same (ducted mass flow), Rth increase is equal to

- $\Delta_{Rth} = \Delta_T / P_{Max}$

- $R_{thN} = R_{th_{min}} + \Delta_{Rth} (N (N_{total}-1) T_{case} - T_{air\ N\ in}) / P_{Max}$

- Define local heat sinks:

- When  $\Delta_{Rth}$  is small vs.  $R_{th_{min}}$  we can often only change the heat exchange surface with the fluid proportionally to  $\Delta_{Rth}$
  - Of course less surface interacting with the fluid means less pressure drop

# Example

- Single pack IGBT



- 3 modules assembled side by side to manage 3 arms of an inverter, liquid cooled:
  - Max junction temp: 130°C
  - Max case temperature including the thermal interface: 105°C
  - Max fluid temp: 45°C


# Example

- Total losses: 1 530 W
  - 510 W per single pack
    - 60 W per IGBT (6x) (50 W/cm<sup>2</sup>)
    - 25 W per diode (6x) (70 W/cm<sup>2</sup>)
- Mass flow (water & 30% Glycol):
  - 15 g/s (about 0.8 l/min)
  - $\Delta_T = 10^\circ\text{C/IGBT}$
  - $R_{th_{min}}: (105-65) / 510 = 0.08^\circ\text{C/W}$  (80 °C/kW)
  - $\Delta_{Rth}: 10 / 510 = 0.02^\circ\text{C/W}$  (20 °C/kW)

$$\underline{\Delta_{Rth}} = \underline{25 \% \text{ of } R_{th_{min}}}$$


# Example

- Heat Exchange surfaces per IGBT:
  - IGBT 1: 9 375 mm<sup>2</sup> (IGBT 2 – 26 %)
  - IGBT 2: 12 675 mm<sup>2</sup> (IGBT 3 – 21 %)
  - IGBT 3: 15 975 mm<sup>2</sup>
- Simulation results:
  - Max pressure: 22 Pa
  - Fluid exit temperature: 74.5 °C (+29,5 °C)
  - Fluid speed: 0.03 m/s (no erosion)






# Example





# Example






# Example

TEMPERATURES




Mentor  
Graphics

# Example





# Example



# Example


TEMPERATURES



Mentor  
Graphics



# Example



- We demonstrated by applying a simple process that it is possible to lower temperature difference between identical chips with a serial cooling scheme
  - We manage the  $R_{th}$  for each component
- This has to be made in conjunction with:
  - A chip layout avoiding temperature gradient
  - An incoming flow evenly distributed on the all width of the heat sink