



Managing Temperature Difference Between Critical Components IMAPS

Thermal Management Los Gatos, California - USA November 5-7, 2013







- Introduction
- Short History
- Proposed solutions
- Design rules
- Example



Introduction



- High performance electronic systems, using parallel circuits or components, require a precise management of parasite capacitors and resistances
- To reach these objectives the components require working at the same temperature
- The constrains between identical components are usually:
 - 0.5 °C difference, expected
 - 1.5 / 2 °C max difference, usually feasible








- The standard solution is to have a parallel cooling which means providing the same amount of cooling fluid at the same temperature to each identical component.
 - This solution requires a high flow rate which, in high density system, will be difficult to be pushed inside the system
 - Often preheating due to the complexity of the design might imbalance the temperatures
- Often Engineers prefer to have the components in serial in the cooling scheme. We will therefore observe temperature increases that we can reduce by increasing the flow rate



Short History



Parallel Cooling



- Q_p is going to be 10 g/s for an increase T_p of 5°C : Q total is 30 g/s of air

Serial Cooling

$$\begin{tabular}{|c|c|c|c|c|} \hline Q_s & 50 W & $+T_s^\circ C$ & 10 W & $10$$

 Q_s is going to be 70 g/s of air for an increase T_s of 1.5 °C before the last chip








- Some advanced solutions are using phase change cooling because the phase change temperature is going to be even over all chips
 - The most common solution is the heat pipe




Short History






Higher pressure drop



Temperature differences created by the heat exchanger



Temperature differences created by the heat pipe shape

Pictures from Atherm - Schneider/Mersen - Aavid

2013/10/29

IMAPS Los Gatos CA 11-2013 Guy Diemunsch - Guy Wagner




Proposed Solutions



• We can satisfy the expectation of Engineers to have a low flow rate, a serial cooling, reduced temperature differences, an optimized pressure drop and low cost by:

Management of the Rth within the same heat sink




• The only constrain is the proximity of the chips which is often the case to minimize unbalances created by the layout



Proposed Solutions



- We propose to design only one heat sink:
 - It is a standard solution if the heat sink is an LCP
 - When using air cooling we may design multiple heat sinks with different thermal resistance however:
 - The risk of assembly mistake is high and will be critical for the system
 - The last heat sink will have a higher pressure drop related to the higher fin density requested for reducing the Rth, in this case the air will not go thru the heat sink
- Solutions will look like:









 Validate the feasibility of the low Rth heat sink area @ max power (P_{Max} [W or J/S]):

Use heat sink data from suppliers: Rth_{min} [°C/W] (@ Q_{data} [kg/s])

• Define input temperature for the last chip (N components):

$$- T_{\text{air N in}} [^{\circ}C] = T_{\text{case}} - (Rth_{\text{N}} \times P_{\text{Max}})$$

• Define the minimum mass flow @ max power (P_{Max}):

$$- Q_{\min} = P_{\max} / (H_c \times ((T_{\min N in} - T_{\min 1 in})/(N-1))$$

- H_c is the Heat capacitance of the cooling fluid [J/kg °C]
- Check Q_{min} > Q_{data} if not review Rth_{min} for a higher Q_{data}







- Define Rth heat sink 1 to N-1:
 - $Rth_N = (T_{case} T_{air N in}) / P_{Max}$

Because the $\Delta_{\rm T}$ out vs. in is about the same (ducted mass flow), Rth increase is equal to

$$- \Delta_{Rth} = \Delta_{T} / P_{Max}$$

- Rth_N = Rth_{min} + Δ_{Rth} (N (N_{total}-1) T_{case} - T_{air N in}) / P_{Max}

- Define local heat sinks:
 - When Δ_{Rth} is small vs. Rth_{\min} we can often only change the heat exchange surface with the fluid proportionally to Δ_{Rth}
 - Of course less surface interacting with the fluid means less pressure drop







• Single pack IGBT



- 3 modules assembled side by side to manage 3 arms of an inverter, liquid cooled:
 - Max junction temp: 130°C
 - Max case temperature including the thermal interface: 105°C
 - Max fluid temp: 45°C







- Total losses: 1 530 W
 - 510 W per single pack
 - 60 W per IGBT (6x) (50 W/cm²)
 - 25 W per diode (6x) (70 W/cm²)
- Mass flow (water & 30% Glycol):
 - 15 g/s (about 0.8 l/min)
 - $\Delta_{T} = 10^{\circ}C/IGBT$
 - Rth_{min}: (105-65) / 510 = 0.08 °C/W (80 °C/kW)
 - Δ_{Rth} : 10 / 510 = 0.02 °C/W (20 °C/kW)


$\Delta_{\underline{\text{Rth}}} = 25 \% \text{ of } \underline{\text{Rth}}_{\underline{\text{min}}}$








- Heat Exchange surfaces per IGBT:
 - IGBT 1:
 - IGBT 2:
 - IGBT 3:
- Simulation results:
 - Max pressure:
 - Fluid exit temperature:
 - Fluid speed:


























Example















IMAPS Los Gatos CA 11-2013 Guy Diemunsch - Guy Wagner


















IMAPS Los Gatos CA 11-2013 Guy Diemunsch - Guy Wagner







- We demonstrated by applying a simple process that it is possible to lower temperature difference between identical chips with a serial cooling scheme
 - We manage the Rth for each component
- This has to be made in conjunction with:
 - A chip layout avoiding temperature gradient
 - An incoming flow evenly distributed on the all width of the heat sink